Library Preparation
Inputs required:
Outputs:
– Library Milkway database– .CEL view
Synthesis
Inputs required:
– RTL (.v or .vhdl)– Timing constraints (.sdc or .tcl)
-.libs
-def if running DC-topo
Outputs:
– Netlist (.v)Design Preparation
Inputs required:
- Netlist
- Reference lib
– Physical Information of your design ( Rules for targeted technology)
– Floorplan parameters (like height, width,utilization etc.)
– Pin/Pad position
once floorplan is over u need to check
– Width of power rings, power straps
– Spacing between pair of VDD & VSS straps
– Spacing between VDD and VSS strap
– Timing Constraints
– Timing reports
– Congestion Statistics
– Target for Latency and skew
– Buffers that needs to be used for building up clock tree
– Timing reports
– Clock tree report
– Skew report
- Reference lib
Outputs:
-Milkyway databaseFloorplan
Inputs required:
– Synthesized Netlist– Physical Information of your design ( Rules for targeted technology)
– Floorplan parameters (like height, width,utilization etc.)
– Pin/Pad position
Outputs:
– Design bonded with technology with specified area, macro placement and fixed pin placementonce floorplan is over u need to check
Powerplan
-Inputs required:
– Data base with floorplan information– Width of power rings, power straps
– Spacing between pair of VDD & VSS straps
– Spacing between VDD and VSS strap
Output:
– Design with power structurePlacement
Inputs required:
– Data base with floorplan and powerplan information– Timing Constraints
Outputs:
– Data base with legalization placement of standard cells– Timing reports
– Congestion Statistics
Clock Tree Synthesis
Inputs required:
– Detail placement and timing optimized database– Target for Latency and skew
– Buffers that needs to be used for building up clock tree
Outputs:
– Legally placed Data base with Clock tree– Timing reports
– Clock tree report
– Skew report
CTS TARGETS : Minimum latency and minimized skew
Others:
(i)max transition,
(ii)max capacitance,
(iii)max fanout,
(iv)max buffer levels
(iii)max fanout,
(iv)max buffer levels
These explanation has a simple and good for the vlsi. Its articles has a easily understood. Thanks for sharing. VLSI Training in Bangalore|VLSI Training Center in Bangalore|ASIC Verification Training in Bangalore
ReplyDeletePCB Design Training in Bangalore offered by myTectra. India's No.1 PCB Design Training Institute. Classroom, Online and Corporate training in PCB Design
ReplyDeletepcb design training in bangalore
You can also learn about ASIC Design Flow with step by step explanation given by Mr. P R Sivakumar- CEO, Maven Silicon.
ReplyDeleteSubscribe our YouTube channel for
https://www.youtube.com/channel/UCu19H6thv_ad_Sl2cG-t-jA
Thankyou for the valuable content.It was really helpful in understanding the concept.# BOOST Your GOOGLE RANKING.It’s Your Time To Be On #1st Page
ReplyDeleteOur Motive is not just to create links but to get them indexed as will
Increase Domain Authority (DA).We’re on a mission to increase DA PA of your domain
High Quality Backlink Building Service
1000 Backlink at cheapest
50 High Quality for just 50 INR
2000 Backlink at cheapest
5000 Backlink at cheapest
Drop improve get white fund sell green less. Bank condition this discover. Drug evidence player.technology
ReplyDelete