Friday, 18 March 2016

Design Flow IO of ASIC flow: Physical design flow

Library Preparation

Inputs required:

– Logical information of standard cells
– Physical Information of standard cells
– Technology rules

Outputs:

– Library Milkway database
– .CEL view

Synthesis

Inputs required:

– RTL (.v or .vhdl)
– Timing constraints (.sdc or .tcl)
-.libs 
-def if running DC-topo

Outputs:

– Netlist (.v) 

Design Preparation 

Inputs required:

- Netlist
- Reference lib

Outputs:

-Milkyway database

Floorplan

Inputs required:

– Synthesized Netlist
– Physical Information of your design ( Rules for targeted technology)
– Floorplan parameters (like height, width,utilization etc.)
– Pin/Pad position

Outputs:

– Design bonded with technology with specified area, macro placement and fixed pin placement
once floorplan is over u need to check

Powerplan

-Inputs required:

– Data base with floorplan information
– Width of power rings, power straps
– Spacing between pair of VDD & VSS straps
– Spacing between VDD and VSS strap

Output:

– Design with power structure

Placement

Inputs required:

– Data base with floorplan and powerplan information
– Timing Constraints

Outputs:

– Data base with legalization placement of standard cells
– Timing reports
– Congestion Statistics

Clock Tree Synthesis

Inputs required:

– Detail placement and timing optimized database
– Target for Latency and skew
– Buffers that needs to be used for building up clock tree

Outputs:

– Legally placed Data base with Clock tree
– Timing reports
– Clock tree report
– Skew report
 

CTS TARGETS :  Minimum latency and minimized skew
 Others:

(i)max transition,  
(ii)max capacitance,
(iii)max fanout,
(iv)max buffer levels



Routing

Inputs required:

– Legally placed database with clock tree structure

Outputs:

– Detailed routed database with no opens and shorts (expected)

5 comments:

  1. These explanation has a simple and good for the vlsi. Its articles has a easily understood. Thanks for sharing. VLSI Training in Bangalore|VLSI Training Center in Bangalore|ASIC Verification Training in Bangalore

    ReplyDelete
  2. PCB Design Training in Bangalore offered by myTectra. India's No.1 PCB Design Training Institute. Classroom, Online and Corporate training in PCB Design
    pcb design training in bangalore

    ReplyDelete
  3. You can also learn about ASIC Design Flow with step by step explanation given by Mr. P R Sivakumar- CEO, Maven Silicon.
    Subscribe our YouTube channel for
    https://www.youtube.com/channel/UCu19H6thv_ad_Sl2cG-t-jA

    ReplyDelete
  4. Drop improve get white fund sell green less. Bank condition this discover. Drug evidence player.technology

    ReplyDelete